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Abstract – It is intended in this document to introduce a 
handy systematic method for enumerating all possible data 
dependency cases that could occur between any two instruc-
tions that might happen to be processed at the same time at 
different stages o f the pipeline. Given instructions of the in-
struction set, specific information about operands of each in-
struction and when an instruction reads or writes data, the 
method could be used to enumerate all possible data hazard 
cases and to determine whether forwarding or stalling is suita-
ble for resolving each case. 
I. INTRODUCTION 
Computer architecture students who study the pipelined micro-
processor (like MIPS arch itecture) usually end with imple-
menting a microprocessor that supports a subset of the instruc-
tion set. The most cumbersome and tricky part o f the imple-
mentation process is the part of enumerating all data hazards 
that are possible to occur among the selected instructions  while 
being processed at the same time at d ifferent stages of the pipe-
line. Usually, students investigate simple code snippets trying 
as much mixes of instructions as possible to extract out differ-
ent data hazard cases. The more test cases are provided, the 
more reliable the design becomes  but the process becomes 
more complicated and error prone. There is not a systematic 
routine that could be followed to simplify the process. Howev-
er, there are techniques used to automate the design process 
given some kind of description of the required microprocessor 
but those techniques are not suitable for pedagogical purposes. 
Learners need to get their hands dirty and carry out steps by 
hand to develop the sense. Hence, there is a need for a handy 
systematic method to organize the process. 
It is intended in this document to introduce a handy systematic 
method for enumerat ing all possible data dependency cases that 
could occur between any two instructions that might happen to 
be processed at the same time at different stages of the pipe-
line. Given instructions of the instruction set, specific infor-
mat ion about operands of each instruction and when an instruc-
tion reads or writes data, the method could be used to enumer-
ate all possible data hazard cases and to determine whether 
forwarding or stalling is suitable for resolving each case. 
II. DATA HAZARDS 
There are three types of hazards that need to be resolved in a 
pipelined microprocessor implementation. They are data haz-
ards, control hazards and structural hazards. This document is 
concerned with the detection of data hazards only. Depending 
on the order of read  and write accesses of instructions, data 
hazards are classified into three types: 
 Read After Write (RAW) 
 Write After Read (WAR) 
 Write After Write (WAW) 
Some information about each instruction should be known in 
order to be able to detect each data hazard. The following sub-
sections investigate this issue. 
Read After Write (RAW) hazard 
A read after write (RAW) hazard occurs when a newer instruc-
tion (i) depends on the result of an earlier instruction (j) such 
that the result of the earlier instruction (j) hasn’t been written to 
its final destination yet and still the new instruction (i) needs to 
read the result from its agreed final destination. 
Let’s call the earlier instruction (j) the producer instruction and 
the newer instruction (i) the consumer instruction. So, a RAW 
hazard happens when a consumer instruction reaches a stage at 
which it requires to consume data either produced or will be 
produced by an earlier producer instruction such that the data is 
not yet saved to its expected final destination. So, it’s important 
to know those stages for each consumer instruction. 
Generally, it is important to know when data is available from 
the producer and when it is needed by the consumer so that one 
can know at which stages to look for hazard problems . Also, 
knowing when data is available from the producer helps in 
determining when it is possible to start the solution for a hazard 
problem. Besides, knowing when data is needed by the con-
sumer helps in determining when it is critical to have the solu-
tion applied. 
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 Figure 1 - Different periods of a producer instruction in a pipeline  
Figure 1 shows the n stages of a pipeline being grouped into 
three different intervals. The start and the end of each interval 
differ from one producer instruction to another. The first inter-
val from stage 1 to stage i is the interval when the results of the 
producer instruction are not yet available. The second interval 
starts with stage i + 1 when the results become available and 
ends at stage j that is the last stage for results to be available at 
the pipeline. The third interval starts at stage j + 1 and ends at 
the last stage n during which the results are not available inside 
the pipeline but could be retrieved from outside the pipeline’s 
stage registers at their expected final destination. 
 
Figure 2 - Different periods of a consumer instruction in a pipe-
line 
For a consumer instruction (as shown in Figure 2) there are 
three intervals. It is considered too early to p rovide the data for 
the consumer instruction at the stages of the first interval. At 
the second interval, source data is needed by the consumer in-
struction and could be provided to the consumer instruction at 
any stage of this interval. At the third interval, the data be-
comes not needed any more. 
The most important intervals for the proposed method are the 
result’s availability interval for each producer instruction and 
the data’s need interval for each consumer instruction. 
Write After Read (WAR) hazard 
A write  after read (WAR) hazard occurs when a newer instruc-
tion (i) wants to overwrite a destination before an earlier in-
struction (j) reads it such that the earlier instruction gets the 
wrong data. 
Let’s call the newer instruction (i) the writer instruction and the 
earlier instruction (j) the reader instruction. The writer instruc-
tion should overwrite its destination after the reader instruction 
fin ishes reading it. So, it is important to know the stage when 
the writer instruction writes data and stage when the reader 
instruction reads data. 
Write After Write (WAW) hazard 
A write after write (WAW) hazard occurs when a newer in-
struction (i) wants to write to  a destination before an earlier 
instruction (j) writes it such that the destination is wrongly up-
dated. 
Both instructions are writer instructions so let’s call the newer 
instruction (i) the second writer instruction and the earlier in-
struction (j) the first writer instruction. The second writer in-
struction should update its destination after the first instruction 
fin ishes updating it. So, it is important to know the stages when 
both writer instructions write data. 
III. THE METHOD 
The method is targeting any instruction set consisting of in-
structions having   data sources and   data destinations (i.e. 
    operands) where   and   are any positive integers 
greater than or equal to zero and could differ from one instruc-
tion to another. 
In order to understand how the method works, the following 
simple definitions are introduced first. 
Execution sequence: an instruction’s execution sequence/path 
is an ordered sequence of pipeline stages that the instruction 
passes through while being processed in the pipeline. Consider 
an instruction that enters the pipeline at stage   passing though 
all stages till it leaves the pipeline at  stage  . The execution 
sequence is then 〈           〉 . 
Coupled/Paired execution sequence: it is an ordered se-
quence of ordered pairs of pipeline stages of two instructions 
being processed concurrently in the pipeline. Consider two 
instructions, inst1 which has the execution sequence 〈         〉 
and inst2 which has the execution sequence 〈     〉. The cou-
pled execution sequence when inst2 enters the pipeline the next 
cycle after inst1 enters (assuming no hazards) is then 
〈(   ) (   ) (   )〉. The first pair (   ) means that inst2 is at 
stage 1 while inst1 is at stage 2. Then, at the second cycle, inst2 
advances to stage 2 while inst1 advances to stage 3 and this is 
reflected by the pair (   ). After one more cycle, inst2 is ad-
vanced to its final stage, stage 3, wh ile inst1 is advanced to 
stage 4. It  should be noticed that stages 1 and 5 of inst1 are not 
included in the coupled sequence that’s because inst2 is not in 
the pipeline while inst1 is at stages 1 and 5 hence both stages 
have no associate stages of inst2 to be coupled with hence the 
coupled sequence begins with the pair (   ) and not (   ) and 
ends with the pair (   ) and not with (   ). 
In general, the method tries all possible pairs of instructions 
inspecting all possible coupled execution sequences  for all pos-
sible data hazard cases. Figure 3 shows a graphical representa-
tion of all possible coupled execution sequences between inst1 
and inst2 when inst2 enters the pipeline after inst1. Each arrow 
represents one possible sequence while each small square rep-
resents an ordered pair of stages belonging to the sequence 
corresponding to the arrow drawn on it. The longest arrow rep-
… … … 1 i i + 1 j j + 1 n 
Results not available 
Results available in 
the pipeline 
Results available 
outside the pipeline 
… … … 1 i i + 1 j j + 1 n 
Data not needed Data needed Data not needed 
resents the sequence 〈(   ) (   ) (   )〉 which is mentioned 
earlier. 
 
Figure 3 - A graphical representation of all possible coupled 
execution sequences of inst1 and inst2 as inst2 is the recent 
instruction 
Step I 
In step I, the following data should be prepared for each in-
struction of the instruction set. 
Table 1 - data required to be prepared at step I 
The first column (named “inst.”) determines the instruction’s 
opcode. The second column (named “Operand”) determines the 
operands of the instruction and whether each is a source or a 
destination operand. The third column (named “R/W”) deter-
mines the stage at which the corresponding operand is being 
read or written if it is a source or a destination operand respec-
tively. The fourth column (named “First needed/available”) 
determines the first stage at which  the value of the correspond-
ing operand is either needed (if it is a source operand) or avail-
able at the pipeline (if it  is a  destination operand). The fifth 
column (named “Last needed/available”) determines the last 
stage at which the value of the corresponding operand is either 
needed (if it is a source operand) or available at the pipeline (if 
it is a destination operand). 
At the end of this step, data of all instructions are grouped in 
one table. 
Step II 
This step is concerned with reducing the table formed at step I. 
The reduction is performed by grouping similar instructions 
into one group and similar source (or destination) operands into 
one group of sources (or destinations) for each instruction. Ei-
ther type of similarity is determined by the following two rules. 
- For one instruction, two source (destination) operands are 
equivalent if and only if: 
o They are read (written) at the same stage. 
o They are first needed (available) at the same stage. 
o They are last needed (available) at the same stage. 
 
- Two instructions are equivalent if and only if: 
o The source (destination) operands of a one are equivalent 
in a one to one correspondence manner to the source (des-
tination) operands of the other. 
Step III 
RAW hazards are determined at this step but first the table 
from step II is reduced again by applying the fo llowing equiva-
lence rules: 
- For an instruction, two source (destination) operands are 
equivalent if and only if: 
o They are first needed (available) at the same stage. 
o They are last needed (available) at the same stage. 
 
- Two instructions are equivalent if and only if: 
o The source (destination) operands of a one are equivalent 
in a one to one correspondence manner to the source (des-
tination) operands of the other. 
After that, for each possible pair of a consumer and a producer 
instruction, all possible coupled execution sequences are in-
spected for RAW hazards different t imes. Each t ime, a d iffer-
ent source operand of the consumer instruction is considered 
equal to a different destination operand of the producer instruc-
tion during a coupled execution. If a RAW hazard is detected, 
it could be determined either a forward or a stall is required to 
resolve the problem when the pipeline is in the state of having 
the corresponding configurations. 
Consider the following information about inst1 and inst2: 
Table 2 - Prepared data for sample instructions from a 
hypothetical instruction set 
Let’s consider inst2 the consumer instruction which enters the 
pipeline after inst1 that is the producer instruction. During any 
inst. Operand R/W 
First need-
ed/available 
Last need-
ed/available 
o
p
co
d
e 
s1    
. 
. 
. 
   
sP    
d1    
. 
. 
. 
   
dQ    
inst. Operand R/W 
Firs t need-
ed/avai lable  
Last need-
ed/avai lable  
in
st
1
 
s 1 - - - 
s 2 - - - 
d1 4 3 4 
d2 5 5 5 
in
st
2 
s 1 1 1 1 
s 2 2 1 2 
d1 - - - 
d2 - - - 
4 
3 
2 
1 
2 3 4 5 
inst1 
in
st
2
 
coupled execution of both instructions, there are four possibili-
ties of a source operand of inst2 being equal to a destination 
operand of inst1. These cases are: 
1) inst1.d1 = inst2.s1 
2) inst1.d1 = inst2.s2 
3) inst1.d2 = inst2.s1 
4) inst1.d2 = inst2.s2 
For each case, all possible coupled execution sequences are 
inspected for the possibility of a RAW hazard. A RAW hazard 
occurs when a consumer instruction cannot advance to the next 
pipeline stage at the next cycle because an earlier producer 
instruction hasn’t put the required  data at its designated final 
destination yet. That means a RAW hazard occurs when the 
consumer instruction is at the stage when the source operand is 
last needed and data is not yet available at the destination oper-
and of the producer instruction i.e. the producer instruction is at 
one of the stages from the stage at which it first enters the pipe-
line to the stage when data is last available in the pipeline reg-
isters i.e. a stage from either the first or second interval shown 
in Figure 1. If the producer instruction has already produced 
the data i.e. it is at one of the stages in the data availability in-
terval (the second interval in Figure 1), then a forward is re-
quired to bypass the required data to the consumer instruction. 
However, if the producer instruction hasn’t produced data yet 
i.e. it is at a stage from the first interval (which is illustrated in 
Figure 1), then the consumer instruction should be stalled until 
data is available -i.e . until the producer instruction enters the 
second interval- then data forwarding  is applied. Otherwise 
data would be available at its designated destination when the 
producer instruction enters the third interval and no action is 
needed then as there is no hazard in this case. 
Continuing with the example,  let’s inspect each of the previ-
ously mentioned four cases. Figure 4 is used as a graphical aid. 
1) inst1.d1 = inst2.s1 
 
Figure 4 – Inspection of coupled sequences for RAW hazards 
when inst1.d1 = inst2.s1 
 
As shown in Figure 4, there are four possible coupled execu-
tion sequences. As mentioned before, A RAW hazard occurs 
when the consumer instruction (inst2) is at the stage at the end 
of the second interval and the producer instruction (inst1) is at 
a stage from either the first or the second interval. If the pro-
ducer instruction is at the first interval, then a stall is required. 
If it is at the second interval, then a fo rward is required. Apply-
ing these rules, the first row from the bottom in  Figure 4 corre-
sponds to steps in the execution sequences when inst2 (the con-
sumer) is at the end of the second interval. Whereas column 
marked 2 corresponds to steps in the execution sequences when 
inst1 is at its first interval and columns marked 3 and 4 corre-
spond to the second interval. In  the light of the foregoing, 
RAW hazards occur at squares in the intersections between the 
row marked 1 and columns marked 2, 3 and 4. The result of the 
first intersection is the first step in the first (longest) execution 
sequence that corresponds to the pair (   ) wh ile the second 
and third intersections result in the pairs (   )  and (   )  re-
spectively. For the pair (   ), inst1 would produce data in the 
next stage, hence inst2 should be stalled for one cycle. For the 
pair (   ), inst1 already produced data, hence data is forwarded 
from stage 3 to stage 1. Also, data is forwarded from stage 4 to 
stage 1 for the pair (   ). 
2) inst1.d1 = inst2.s2 
 
Figure 5 - Inspection of coupled sequences for RAW hazards 
when inst1.d1 = inst2.s2 
In Figure 5, the end of the second interval of inst2 intersects 
with the second interval of inst1 and has no intersection with 
the first interval. Hence, there are RAW hazards to be resolved 
by forwarding only and they are at steps (   ) and (   ) such 
that data is forwarded from stage 3 and stage 4 to stage 2, re-
spectively. 
3) inst1.d2 = inst2.s1 
In Figure 6, the end of the second interval of inst2 intersects 
with the first interval of inst1 at the pairs (   ), (   ) and (   ) 
hence inst2 should be stalled for 3 cycles, 2 cycles and 1 cycle, 
respectively. Also, the end of the second interval of inst2 inter-
sects with the second interval of inst1 at the pair (   ) hence a 
forward is required from stage 5 to stage 1. 
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 Figure 6 - Inspection of coupled sequences for RAW hazards 
when inst1.d2 = inst2.s1 
4) inst1.d2 = inst2.s2 
In Figure 7, the end of the second interval of inst2 intersects 
with the first interval o f inst1 at the pairs (   ) and (   )  hence 
inst2 should be stalled for 2 and 1 cycles, respectively. Also, 
the end of the second interval of inst2 intersects with the s e-
cond interval of inst1 at the pair (   ) hence a forward is re-
quired from stage 5 to stage 2. 
 
 
Figure 7 - Inspection of coupled sequences for RAW hazards 
when inst1.d2 = inst2.s2 
As we are interested in the end of the second interval of the 
consumer instruction only and not in  the whole interval, the 
fourth column of Table 1 (named “First needed/available”) 
could be ignored for consumer instructions only so that it is  not 
considered by the equivalence rules mentioned before. As a 
result also, Figure 4 and Figure 5 could be condensed in one 
figure as shown in Figure 8. The same goes for Figure 6 and 
Figure 7 as well. 
 
Figure 8 - Inspection of coupled sequences for RAW hazards 
when inst1.d1 = inst2.s1 and inst1.d1 = inst2.s2 
Step IV 
WAR hazards are determined at this step but first the table 
from step II is reduced again by applying the fo llowing equiva-
lence rules: 
- For an instruction, two source (destination) operands are 
equivalent if and only if: 
o They are read (written) at the same stage. 
 
- Two instructions are equivalent if and only if: 
o The source (destination) operands of a one are equivalent 
in a one to one correspondence manner to the source (des-
tination) operands of the other. 
After that, for each possible pair of a reader and a writer in-
struction, all possible coupled execution sequences are inspect-
ed for WAR hazards different times. Each time, a d ifferent 
source operand of the reader instruction is considered equal to 
a different destination operand of the writer instruction during 
a coupled execution. 
Table 3 - Prepared data for sample instructions from another 
hypothetical instruction set 
For example, Table 4 shows information of another instruction 
set. Consider inst2 the reader instruction which enters the pipe-
line after inst1 that is the writer instruction. During any cou-
pled execution of both instructions, there are a number of pos-
sibilities of a source operand of inst2 being equal to a destina-
tion operand of inst1. These cases are: 
1) inst1.d1 = inst2.s1 
2) inst1.d1 = inst2.s2 
3) inst1.d2 = inst2.s1 
4) inst1.d2 = inst2.s2 
For each case, all possible coupled execution sequences are 
inspected for the possibility of a WAR hazard. A WAR hazard 
occurs when a writer instruction must not write a destination 
operand before an earlier reader instruction reads it first. That 
means a WAR hazard occurs when the writer instruction is at 
the last stage before the stage when data is written and the 
reader instruction is at any stage before the stage when data is 
read. 
inst. Operand R/W 
Firs t need-
ed/avai lable  
Last need-
ed/avai lable  
in
st
1
 
s 1 - - - 
s 2 - - - 
d1 1 - - 
d2 2 - - 
in
st
2 
s 1 4 - - 
s 2 5 - - 
d1 - - - 
d2 - - - 
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2 3 4 5 
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s2 
Continuing with the example, Figure 9 is used as a graphical 
aid and Table 4 gives a summary of all WAR hazards . 
 
Figure 9 - Inspection of coupled sequences for WAR hazards  
Case Hazard 
Sta l led 
inst. 
# of s ta l l  
cycles  
inst1.d1 = inst2.s1 
(1,2) inst1 3 
(1,3) inst1 2 
(1,4) inst1 1 
inst1.d2 = inst2.s1 
(2,3) inst1 2 
(2,4) inst1 1 
inst1.d1 = inst2.s2 
(1,2) inst1 4 
(1,3) inst1 3 
(1,4) inst1 2 
(1,5) inst1 1 
inst1.d2 = inst2.s2 
(2,3) inst1 3 
(2,4) inst1 2 
(2,5) inst1 1 
Table 4 – A summary of detected WAR hazards 
Step V 
This step is very similar to the prev ious step except that WAW 
hazards are to be determined. The same procedures should be 
followed taking into consideration that two writer instructions 
are paired instead of a reader and a writer instructions. 
For the example of Tab le 3, inst1 is paired with itself. Figure 
10 is used as a graphical aid  and Table 5 gives a summary of 
all WAW hazards. Columns correspond to inst1 as a first writer 
and rows correspond to inst1 also but as a second writer. 
 
Figure 10 - Inspection of coupled sequences for WAW hazards 
 
 
Case Hazard 
Sta l led 
inst. 
# of 
s ta l l  
cycles 
inst1(1).d1 = inst1(2).d1 - - - 
inst1(1).d1 = inst1(2).d2 - - - 
inst1(1).d2 = inst1(2).d1 (1,2) inst1(2) 1 
inst1(1).d2 = inst1(2).d2 - - - 
Table 5 - A summary of detected WAW hazards 
IV. FORMALIZATION 
Step I – For an instruction set    to be implemented as a pipe-
lined microprocessor with   pipeline stages, data in Table 6 
should be prepared for each instruction      . 
Table 6 - Prepared data for instructions of the instruction set IS  
Such that,   
     and   
     where    and    are the sets of 
source and destination operands of instruction   , respectively 
and         |  |  and         |  | . Also, 
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Step II – The prepared table is reduced by applying the follow-
ing equivalence rules  to get the reduced instruction set    . 
First,   ’s and   ’s are reduced to   
 ’s and  
 ’s, respectively: 
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Step III –  The reduced table from step II is reduced again by 
applying the following equivalence ru les  to get the reduced 
instruction set    . First,   
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inst. Operand R/W 
Firs t need-
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Last need-
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s2 s1 
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inst1(1) 
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) 
d1 
d2 
d2 
After that, each RAW hazard is determined as a pair of stages 
corresponding to the step in an execution sequence when the 
hazard occurs. 
         
     
    
    
 
   
 
such that    is a  producer in -
struction and    is a consumer instruction that enters the pipe-
line after   , Table 7 gives rules for RAW hazards enumeration. 
Hazard Soln. Apply soln. at 
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 ]       
  
forward 
from stage  to 
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   ) 
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stall 
# stalls =   
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Table 7 – Rules for RAW hazards enumeration 
Step IV – The reduced table from step II is reduced again by 
applying the following equivalence ru les to get the reduced 
instruction set    . First,   
 ’s and   
 ’s are reduced to   
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 ’s, respectively: 
      
     
    
    
    
    
  (  
    
 ) 
      
     
    
    
    
    
  (  
    
 ) 
Then,     is reduced to    : 
         
        ((   
    
    
    
    
    
  |  
 |  |  
 |)
 (   
    
    
    
    
    
  |  
 |  |  
 |)) 
After that, each WAR hazard is determined as a pair of stages 
corresponding to the step in an execution sequence when the 
hazard occurs. 
         
     
    
    
 
   
 
 such that    is a reader in-
struction and    is a writer instruction that enters the pipeline 
after   , Table 8 gives rules for WAR hazards enumeration. 
Hazard Soln. Apply soln. at 
(  
   ) 
   [    
 ]      
  
stall 
# stalls = 
  
      
(      
   ) 
Table 8 – Rules for WAR hazards enumeration 
Step V – The reduced instruction set     from step IV is used 
here. Each WAW hazard is determined as a pair of stages cor-
responding to the step in an execution sequence when the haz-
ard occurs. 
         
     
    
    
 
   
 
 such that    is a first writer  
instruction and    is a second writer instruction that enters the 
pipeline after   , Table 9 gives rules for WAW hazards enumer-
ation. 
Hazard Soln. Apply soln. at 
(  
   ) 
   [    
 ]      
  
stall 
# stalls = 
  
      
(      
   ) 
Table 9 – Rules for WAW hazards enumeration 
V. CONCLUSION AND FUTURE WORK 
It is introduced in  this document a systematic method to enu-
merate data hazards and their solutions for an instruction set 
that would be implemented as a pipelined microprocessor. The 
method is simple and could be carried by hand which make it a  
good candidate for pedagogical purposes. Students’ work 
would be more organized and less painful. 
It’s not investigated here how this systematic method could be 
exploited in the automatic design of the forwarding and the 
stalling units of the pipeline which could be considered as a 
future work. 
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